Abstract: This paper presents a wide range buck-boost direct current to direct current (DC-DC) converter for wireless power transfer (WPT) systems. To implement the wide range DC-DC converter, a Hysteresis triple-mode selector is proposed and designed to effectively adjust the DC-DC converter to operate in one of the three modes: buck, boost or buck-boost, according to the input voltage level. Hysteresis control technique eliminates the unstable state at the mode transition. An output soft start-up circuit is proposed to reduce the inrush current in the switch transistor. A min-max duty generator is introduced to improve the accuracy of DC-DC converter. When the output voltage is too low or too high in comparison to the desired value. The min-max duty generator can control the DC component of the error signal to eliminate the unwanted dead state of the pulse width modulation signal. In addition, only one external inductor is shared between two power stages, thus minimizing the system cost by reducing the external components. The proposed buck-boost DC-DC converter is implemented using 180 nm Complementary Metal-Oxide-Semiconductor (CMOS) technology. The output voltage is regulated to 5 V when the input voltage ranges 3-8 V, and output load current ranges 100-500 mA. The die area is 1.55 mm × 1.14 mm (1.767 mm 2 ). The measured peak efficiency of the buck-boost DC-DC converter is 94.8%.
Introduction
With the explosion of mobility devices, the momentum towards IoT and wearable devices is an obvious and predicted trend. Even so, the development of energy and battery supply is still far from the demand for IoT/wearable devices currently. That said, the demand for an external power source supporting wireless charging technology is high. For wearable devices, charging them through a Radio Frequency (RF) energy harvesting system is the best solution, and this is the target of all other future devices [1] [2] [3] . In RF energy harvesting system, the power transfer efficiency depends on the transfer environment, and the distance between the receiver and the RF power source [4] [5] [6] . These factors are unavoidable. The only way to improve the power transfer efficiency from the source The delay between the change detected and the mode selection of our design can be approximated as zero. The input of the DC-DC converter contains an extremely large fluctuations of voltage and current due to the energy harvesting application. That may cause the unstable mode selection [20] and lead to unexpected ripple at the output voltage. To eliminate the unstable mode selection, we proposed hysteresis mode selection method to improve the output ripple. The input fluctuations also cause the dead stage of pulse width modulation (PWM), thus we also introduced the Min-Max Duty Generator to improve the feedback control by providing a quick response and protection to input and output change. A single PWM signal generator and single saw-tooth signal generator are used in the converter to eliminate the phase mismatch and regulation discontinuity. A new logic control block is introduced, and the mode selector is combined with the signal PWM to synchronize the switching of four power transistors and provide the best regulating output at the highest efficiency. To reduce the inrush current at the initial state of the operation, the output soft start-up circuit is implemented to reduce the voltage gap between the input and the output at the initial stage of operation. The gate control voltage is also optimized to avoid leakage, and turn the transistor on when the drain voltage varies over a wide range.
The rest of this paper is organized as follows: Section 2 presents the proposed architecture of the buck-boost DC-DC converter. Section 3 shows the experimental results of testing of the manufactured DC-DC converter. Section 4 concludes the paper. Figure 1 shows the overall structure of the proposed buck-boost DC-DC converter. The power stage of the proposed buck-boost DC-DC converter consists of four on-chip power switch transistors: M1, M2, M3, and M4. The switching activities of the four power transistors are controlled by signals SA, SB, SC and SD signal. In each mode of buck, boost, and buck-boost, the combinations of SA, SB, SC, and SD are different, and must be well controlled to obtain smooth transition between the modes. The operating modes of the proposed DC-DC converter are automatically decided based on the input voltage. When the input voltage is lower than 4.5 V, the converter operates in boost mode. When the input voltage is larger than 5.5 V, the converter operates in buck mode. When the input voltage is in between 4.5 and 5.5 V, the converter operates in buck-boost mode. Therefore, the control signals including SA, SB, SC, and SD are generated considering the input voltage VIN. The VOUT<3:0> are four output programmable trimming bits for adjusting the output voltage to obtain the accuracy voltage value.
Architecture of the Buck-Boost DC-DC Converter
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Gate
Hysteresis Triple-Mode Selector and Gate Driver Controller
Three signals consisting of UP, DN, and STAY, are generated to determine the operating mode. Figure 2 shows the logical dependency of the UP, DN, and STAY signals on the input voltage VIN. The UP, DN, and STAY signals are used to select the boost, buck, and buck-boost modes, respectively. When each signal is enabled, the DC-DC converter will operate in the corresponding mode. Therefore, the UP, DN, and STAY signals are enabled in different time windows, and there is no overlap presented in the enable state of the three signals during the operation of the DC-DC converter.
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Output Soft Start-Up Circuit
When the DC-DC converter starts operating, a spike of current is drawn that is termed the inrush current. The inrush current generates conducted and radiated electromagnetic interference in the system [21] . It triggers the upstream circuit breaker of the over-current protection of the system IC, and is usually higher than the load current of the DC-DC converter. Thus, the inrush current can drain out the battery energy or the storage power of the rectifier output capacitor, and reduce the efficiency of the DC-DC converter. In the RF energy harvesting system, the energy collected by the antenna is very low, due to the RF environment, antenna sensitivity and gain, impedance mismatch, and loss in the transmission line. The inrush current is significantly high, and takes a large portion of the harvested RF power. This inrush current significantly reduces the total efficiency of the RF energy harvesting system. In this circuit, a wide range of the input voltages are applied to the switch, and the voltage gap between the two terminals of the switch is unpredictable. The technique that is applied to reduce the inrush current must be simple, and adaptable to a wide range of input voltages.
In our design, to reduce the inrush current, we reduce the voltage gap between the source and the drain of the switch using the output soft start-up circuit. Initially, the output is charged up to 25% of the desired voltage level via a resistor, before the DC-DC converter enters the normal switching operation. Reducing the drain-source voltage of the switch reduces the inrush current. This technique affects the entire voltage range of the input supply. Figure 6 shows the implementation of the output soft start-up circuit. Pre-charging the output voltage to a certain value reduces the time required for the output to reach the desired value. Therefore, the output soft start-up circuit also contributes to reduce the settling time of the DC-DC converter.
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Pulse Width Modulation (PWM) Signal Min-Max Duty Generator
During the settling time, the output is not regulated, and thus the feedback voltage is out of the expected range. The unwanted feedback voltage value may cause the DC component of the output (VE) of the error amplifier (EA) to be higher or lower than the peak-to-peak voltage of the saw-tooth signal (VSAW). When the DC component of VE is higher than the maximum peak of VSAW, the output of the pulse signal generator VPWM is maintained at zero or the pulse width of the VPWM signal, in this case, is 0% of the duty cycle. The output of the DC-DC converter will never be charged up. When the DC components of VE are lower than the minimum of VSAW, the pulse width of PWM is 100% of the duty cycle, and it causes the over-charging of the output voltage. This phenomenon extends the settling time of the DC-DC converter. To overcome this situation, the min-max duty generator block controls the DC component of the output of EA. 
During the settling time, the output is not regulated, and thus the feedback voltage is out of the expected range. The unwanted feedback voltage value may cause the DC component of the output (V E ) of the error amplifier (EA) to be higher or lower than the peak-to-peak voltage of the saw-tooth signal (V SAW ). When the DC component of V E is higher than the maximum peak of V SAW , the output of the pulse signal generator V PWM is maintained at zero or the pulse width of the V PWM signal, in this case, is 0% of the duty cycle. The output of the DC-DC converter will never be charged up. When the DC components of V E are lower than the minimum of V SAW , the pulse width of PWM is 100% of the duty cycle, and it causes the over-charging of the output voltage. This phenomenon extends the settling time of the DC-DC converter. To overcome this situation, the min-max duty generator block controls the DC component of the output of EA.
In our design, the V SAW signal oscillates in the voltage range of 0-1.2 V. The DC component of the output of the error amplifier needs to be controlled over the range of V C_MIN to V C_MAX of 0.1-1.1 V for safe operation. Figure 7 shows the min-max duty generator schematic. When the output of EA is lower than the V C_MIN , the V C_MIN value is selected to compare with V SAW to create the PWM signal. In this case, the pulse width of the V PWM is maximized at 91.7%. When the output of the EA rises higher than V C_MAX , the V C_MAX voltage controls the comparator generating the output PWM at the minimum pulse width of 8.3% of the duty cycle. Otherwise, the V E is directly compared with the V SAW to generate the V PWM .
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Experimental Results
In our design, the VSAW signal oscillates in the voltage range of 0-1.2 V. The DC component of the output of the error amplifier needs to be controlled over the range of VC_MIN to VC_MAX of 0.1-1.1 V for safe operation. Figure 7 shows the min-max duty generator schematic. When the output of EA is lower than the VC_MIN, the VC_MIN value is selected to compare with VSAW to create the PWM signal. In this case, the pulse width of the VPWM is maximized at 91.7%. When the output of the EA rises higher than VC_MAX, the VC_MAX voltage controls the comparator generating the output PWM at the minimum pulse width of 8.3% of the duty cycle. Otherwise, the VE is directly compared with the VSAW to generate the VPWM. Figure 8 shows the microchip photograph of the proposed buck-boost DC-DC converter. The proposed DC-DC converter is implemented using the 180 nm CMOS process. The total area including PADs is 1.55 mm × 1.14 mm. Just 50% of the chip is occupied by the power-switching transistor. Figure 9 shows the top simulation results of the proposed buck-boost DC-DC converter. In this simulation, the input voltage VIN is swept from 2 to 8 V, the signal UP/STAY/DN goes high one-by-one, and the buck-boost DC-DC converter operates in boost, buck-boost, and buck mode, respectively. When the input voltage reaches 3 V, the UP signal starts to go high, and the DC-DC converter enters the boost mode. After the settling time, the output voltage is regulated, and stable at 5.06 V.
When the input voltage VIN is in the range 4.5 to 5.5 V, the UP signal turns low, and the STAY signal goes high at the same time, to let the DC-DC converter operate in the buck-boost mode. Similarly, when the input voltage goes higher than 5.5 V, the STAY signal is low, the DN signal turns high, and the DC-DC converter enters the buck mode. The output voltage OUT of the proposed buck-boost DC-DC converter is regulated to about 5 V in the three modes. During the mode transition, the output voltage has a voltage undershoot of 60 mV. This undershoot voltage can be eliminated by using the trimming bits VOUT<3:0> to get stable output voltage.
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When the input voltage VIN is in the range 4.5 to 5.5 V, the UP signal turns low, and the STAY signal goes high at the same time, to let the DC-DC converter operate in the buck-boost mode. Similarly, when the input voltage goes higher than 5.5 V, the STAY signal is low, the DN signal turns high, and the DC-DC converter enters the buck mode. The output voltage OUT of the proposed buckboost DC-DC converter is regulated to about 5 V in the three modes. During the mode transition, the output voltage has a voltage undershoot of 60 mV. This undershoot voltage can be eliminated by using the trimming bits VOUT<3:0> to get stable output voltage. After the chip tape-out, we conducted packaging and test setup to measure the proposed DC-DC converter. Figure 10 shows the measurement set-up environment, which consists of the test board, Serial Peripheral Interface (SPI) board, SPI control, power supplies, electronic load, and oscilloscope. The purpose of the SPI board is to provide the enable bit control and trimming bit. The output voltage in three modes is regulated to 5.06, 5.02, and 5.09 V, respectively. The switching frequency shown in the measured waveform is well matched to the simulation result, which is around 3.2 MHz. The switching frequency is well maintained over the three operations of boost, buck-boost, and buck mode at 3.22, 3.24, and 3.24 MHz, respectively.
The measurement results in Figure 11a -c are obtained with the load condition of 100 mA. The input voltage of 5.5 V maximizes the gap between the line regulation simulation and measurement results. This is due to the undershoot voltage of the transition point. The real delay of the buck-boost to buck mode changing time is slightly higher in the real circuit, which causes larger undershoot voltage. The output voltage in three modes is regulated to 5.06, 5.02, and 5.09 V, respectively. The switching frequency shown in the measured waveform is well matched to the simulation result, which is around 3.2 MHz. The switching frequency is well maintained over the three operations of boost, buck-boost, and buck mode at 3.22, 3.24, and 3.24 MHz, respectively.
The measurement results in Figure 11a -c are obtained with the load condition of 100 mA. The input voltage of 5.5 V maximizes the gap between the line regulation simulation and measurement results. This is due to the undershoot voltage of the transition point. The real delay of the buck-boost to buck mode changing time is slightly higher in the real circuit, which causes larger undershoot voltage. Figure 11d shows the line regulation performance of the proposed buck-boost DC-DC converter over the input voltage range of 3-8 V. In the simulation, the line regulations at the load currents of 100 mA and 500 mA are consistent. The variation of the output voltage over the input range of 3-8 V is 60 mV, which is roughly less than 1.2% of the output voltage. Although the measured line regulation of the proposed DC-DC converter is slightly different from the simulation results, the overall trend is similar. The maximum deviation between the simulation and the measurement results, at the load current of 100 mA is only 0.79%. The maximum deviation between the simulation and the measurement results, at the load current of 500 mA is 1%. Both of the maximum deviations in the two measurements occur at the input voltage of 5.5 V. These differences are due to the measurement parasitics and measurement error. Figure 11d shows the line regulation performance of the proposed buck-boost DC-DC converter over the input voltage range of 3-8 V. In the simulation, the line regulations at the load currents of 100 mA and 500 mA are consistent. The variation of the output voltage over the input range of 3-8 V is 60 mV, which is roughly less than 1.2% of the output voltage. Although the measured line regulation of the proposed DC-DC converter is slightly different from the simulation results, the overall trend is similar. The maximum deviation between the simulation and the measurement results, at the load current of 100 mA is only 0.79%. The maximum deviation between the simulation and the measurement results, at the load current of 500 mA is 1%. Both of the maximum deviations in the two measurements occur at the input voltage of 5.5 V. These differences are due to the measurement parasitics and measurement error.
To show the wide input range regulation ability of our proposed buck-boost DC-DC converter, we measured the output voltage of our converter with the input voltage range of 3-8 V at 1 V step. The measurement results are shown in Figure 12 . The load current used in this measurement is similar to the previous results in Figure 11 that is 100 mA. We can see a smooth regulation of the output according to the input voltage. A slightly change at the point of input voltage jumping between 3 V and 4 V, but this change is within the acceptable regulation range.
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A wide range buck-boost DC-DC converter is proposed for wireless power transfer systems. To adapt the wide range input from the output of the RF-DC converter, the hysteresis triple-mode selector is introduced. The min-max duty generator is proposed to improve the accuracy of operation of the DC-DC converter when the output voltage is too low or too high, compared to the desired value at the settling period. There is only one external inductor shared for the three modes, which helps to reduce the external devices, thus reducing the cost of the system. This chip is fabricated using 180 nm CMOS technology. Our proposed DC-DC converter maintains a good line regulation at 5 V over a wide input voltage range of 3 V to 8 V. The same line regulation characteristic is obtained with the different load condition in the range of 100 mA to 500 mA. The power conversion efficiency is constantly high over the wide range of input voltage and load current mentioned above. The measured peak efficiency of the buck-boost DC-DC converter is 94.8%. The total die area of our proposed DC-DC converter is 1.55 mm × 1.14 mm (1.767 mm 2 ). 
